How to configure and enable Uart flow control (uart2_ctsn and uart2_rtsn) for the 4.1 kernel

GoogleGroups
1

im trying to configure pins 37 and 38 to be uart2_ctsn and uart2_rtsn respectively, on the p8 header. Im trying to do this by editing the device tree instead of using capes. Any help would be much appreciated.

2

im trying to configure pins 37 and 38 to be uart2_ctsn and uart2_rtsn respectively, on the p8 header. Im trying to do this by editing the device tree instead of using capes. Any help would be much appreciated.

&am33xx_pinmux {
  /* uart2 rts/cts conflicts w/ uart5 tx/rx and lcd pins */
  uart2_pins: pinmux_uart2_pins {
    pinctrl-single,pins = <
      0xc0 0x36 /* P8_37, uart2_ctsn - in | pullup | mode 6 */
      0xc4 0x0e /* P8_38, uart2_rtsn - out | pull dis | mode 6 */
      0x154 0x09 /* P9_21, uart2_txd - out | pull dis | mode 1 */
      0x150 0x31 /* P9_22, uart2_rxd - in | pullup | mode 1 */
    >;
  };
};

&uart2 {
  pinctrl-names = "default";
  pinctrl-0 = <&uart2_pins>;

  status = "okay";
};

Regards,
Peter Hurley

3

Thanks, P. Hurley