



| | Pin Name | Voltage (V) | I _{max} (mA) | Tolerance | Sequencing Order | Timing delay |
|------|--|--------------------------------|-----------------------|-----------|------------------|--|
| Core | VDD_MPU_IVA | 0.95 / 1.0 / 1.2 / 1.27 / 1.35 | 1100 | ±5% | 4 | |
| Core | VDD_CORE | 0.95 / 1.0 / 1.15 | 600 | ±5% | 3 | |
| IO | VDDA_VDDA_WKUP_BG, VDDA_MEM, VDDA_SRAM | 1.8 | 147 | ±5% | 1 | |
| IO | VDDA_DPLL_PER, VDDA_DPLL_DLL | 1.8 | 40 | ±5% | 2 | Enable anytime after VDDA_WKUP_BG and before V _{IN} _NRESPWRON |
| IO | VDDA_DAC | 1.8 | 65 | ±5% | 5 | Enabled by the OMAP3530 after all voltage rails and clocks are ramped and stable |
| IO | VDDA_SIM VDDA_MMC1 | 1.8 | 22 | ±5% | 5 | |

| | | |
|----------|---------------------------------|-----------|
| Title | | |
| Size | Number | Revision |
| Tabletop | | |
| Date: | 2008-07-21 | Sheet of |
| File: | C:\proj\cypress\hw\power\SchDoc | Drawn By: |