Hey,
@AdrianHerCoss , I found some other stuff available from Low-latency I/O RISC-V CPU core in FPGA fabric - #21 by jkridner
Seth
P.S. There is a youtube video on that link. It shows the verilog process in the bitstream (I think). Enjoy.
1 Like