L2 cache info

Is there any information on the structure of the L2 cache for BeagleV SoC? I’m looking for info like associativity, is the cache banked, etc.